3 years ago

A software framework for pipelined arithmetic algorithms in field programmable gate arrays.

J. B. Kim, E. Won

Pipelined algorithms implemented in field programmable gate arrays are being extensively used for hardware triggers in the modern experimental high energy physics field and the complexity of such algorithms are increases rapidly. For development of such hardware triggers, algorithms are developed in $\texttt{C++}$, ported to hardware description language for synthesizing firmware, and then ported back to $\texttt{C++}$ for simulating the firmware response down to the single bit level. We present a $\texttt{C++}$ software framework which automatically simulates and generates hardware description language code for pipelined arithmetic algorithms.

Publisher URL: http://arxiv.org/abs/1710.09235

DOI: arXiv:1710.09235v1

You might also like
Discover & Discuss Important Research

Keeping up-to-date with research can feel impossible, with papers being published faster than you'll ever be able to read them. That's where Researcher comes in: we're simplifying discovery and making important discussions happen. With over 19,000 sources, including peer-reviewed journals, preprints, blogs, universities, podcasts and Live events across 10 research areas, you'll never miss what's important to you. It's like social media, but better. Oh, and we should mention - it's free.

  • Download from Google Play
  • Download from App Store
  • Download from AppInChina

Researcher displays publicly available abstracts and doesn’t host any full article content. If the content is open access, we will direct clicks from the abstracts to the publisher website and display the PDF copy on our platform. Clicks to view the full text will be directed to the publisher website, where only users with subscriptions or access through their institution are able to view the full article.